



UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE
United States Patent and Trademark Office
Address: COMMISSIONER FOR PATENTS
P.O. Box 1450
Alexandria, Virginia 22313-1450
www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
-----------------	-------------	----------------------	---------------------	------------------

10/572,799

03/22/2006

Dimitri Lederer

LEDE3001/JEK

4919

23364 7590 11/07/2008

BACON & THOMAS, PLLC
625 SLATERS LANE
FOURTH FLOOR
ALEXANDRIA, VA 22314-1176

EXAMINER

SLUTSKER, JULIA

ART UNIT

PAPER NUMBER

2891

MAIL DATE

DELIVERY MODE

11/07/2008

PAPER

Please find below and/or attached an Office communication concerning this application or proceeding.

The time period for reply, if any, is set in the attached communication.

Office Action Summary	Application No. 10/572,799	Applicant(s) LEDERER ET AL.	
	Examiner JULIA SLUTSKER	Art Unit 2891	

-- The MAILING DATE of this communication appears on the cover sheet with the correspondence address --

Period for Reply

A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) OR THIRTY (30) DAYS, WHICHEVER IS LONGER, FROM THE MAILING DATE OF THIS COMMUNICATION.

- Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication.
- If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication.
- Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133). Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).

Status

- 1) ☒ Responsive to communication(s) filed on 01 August 2008.
- 2a) ☐ This action is **FINAL**. 2b) ☒ This action is non-final.
- 3) ☐ Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under *Ex parte Quayle*, 1935 C.D. 11, 453 O.G. 213.

Disposition of Claims

- 4) ☒ Claim(s) 20-38 is/are pending in the application.
- 4a) Of the above claim(s) _____ is/are withdrawn from consideration.
- 5) ☐ Claim(s) _____ is/are allowed.
- 6) ☒ Claim(s) 20-38 is/are rejected.
- 7) ☐ Claim(s) _____ is/are objected to.
- 8) ☐ Claim(s) _____ are subject to restriction and/or election requirement.

Application Papers

- 9) ☐ The specification is objected to by the Examiner.
- 10) ☒ The drawing(s) filed on 22 March 2006 is/are: a) ☒ accepted or b) ☐ objected to by the Examiner.
Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).
Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).
- 11) ☐ The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.

Priority under 35 U.S.C. § 119

- 12) ☐ Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).
- a) ☐ All b) ☐ Some * c) ☐ None of:
1. ☐ Certified copies of the priority documents have been received.
 2. ☐ Certified copies of the priority documents have been received in Application No. _____.
 3. ☒ Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).

* See the attached detailed Office action for a list of the certified copies not received.

Attachment(s)

- | | |
|--|---|
| 1) <input type="checkbox"/> Notice of References Cited (PTO-892) | 4) <input type="checkbox"/> Interview Summary (PTO-413) |
| 2) <input type="checkbox"/> Notice of Draftsperson's Patent Drawing Review (PTO-948) | Paper No(s)/Mail Date. _____ |
| 3) <input type="checkbox"/> Information Disclosure Statement(s) (PTO/SB/08) | 5) <input type="checkbox"/> Notice of Informal Patent Application |
| Paper No(s)/Mail Date _____ | 6) <input type="checkbox"/> Other: _____ |

DETAILED ACTION

Claim Rejections - 35 USC § 112

1. The following is a quotation of the second paragraph of 35 U.S.C. 112:

The specification shall conclude with one or more claims particularly pointing out and distinctly claiming the subject matter which the applicant regards as his invention.

2. Claims 20, 21, 22 , 27, and 28-34 are rejected under 35 U.S.C. 112, second paragraph, as being indefinite for failing to particularly point out and distinctly claim the subject matter which applicant regards as the invention.

Claim 20 recites "suppressing ohmic losses inside the high resistivity substrate by increasing charge trap density between the insulation layer and the silicon substrate" in lines 6-7. "Suppressing ohmic losses" as well as "increasing charge trap density" are intended outcome recitations and the claim does not provide any steps that will lead to this result. Absent claiming how the intended outcome results are achieved by step limitations, an intended outcome recitation fails to distinguish scope of a method claim over prior art process capable of yielding or achieving the intended outcome language. See, for example, M.P.E.P § 2111.04 and the precedents cited therein.

Since the method claim does not provide any steps, this claim is indefinite.

3. Claims 21, 22, 30, and 32-34 recites a broad range or limitation together with a narrow range or limitation that falls within the broad range or limitation (in the same claim), e.g. claim 22 recites " the intermediate layer has a charge trap density of at least 10^{11} cm²/eV, preferable at least 10^{12} /cm²/eV.

A broad range or limitation together with a narrow range or limitation that falls within the broad range or limitation (in the same claim) is considered indefinite, since

Art Unit: 2891

the resulting claim does not clearly set forth the metes and bounds of the patent protection desired. See MPEP § 2173.05(c). Note the explanation given by the Board of Patent Appeals and Interferences in *Ex parte Wu*, 10 USPQ2d 2031, 2033 (Bd. Pat. App. & Inter. 1989), as to where broad language is followed by "such as" and then narrow language. The Board stated that this can render a claim indefinite by raising a question or doubt as to whether the feature introduced by such language is (a) merely exemplary of the remainder of the claim, and therefore not required, or (b) a required feature of the claims. Note also, for example, the decisions of *Ex parte Steigewald*, 131 USPQ 74 (Bd. App. 1961); *Ex parte Hall*, 83 USPQ 38 (Bd. App. 1948); and *Ex parte Hasche*, 86 USPQ 481 (Bd. App. 1949).

Claim 27 recites "an intermediate layer-covered high resistivity silicon substrate" in line 2 and "an insulator-passivated semiconductor substrate." These limitations render the claim indefinite since it is unclear whether the claim refers to the existing intermediate layer of claim 21 or to the new intermediate layer. It is also unclear whether the claim refers to other substrate or to the substrate of claim 21.

Claim 28 recites "the intermediate layer" in line 2. The claim is indefinite since it is unclear whether the claim refers to the intermediate layer of claim 27 or claim 21.

Claim 29 recites "this" in line 3. The claim is indefinite since it is unclear to what "this" refers to.

Claim 31 recites "the density of charge traps remains higher than or equal to 10 11/cm2/eV after a standard CMOS process is performed on the structure." The claim is indefinite since it does not define what "a standard CMOS process" is. Moreover, the

Art Unit: 2891

claim does not provide any steps that leads to an intended outcome such as " density remains higher than or equal to 10^{-11} cm²/eV.

Claim Rejections - 35 USC § 103

4. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negated by the manner in which the invention was made.

5. Claims 20-24, 27-33 and 35-38 are rejected under 35 U.S.C. 103(a) as being unpatentable over Auberton-Herve (US 2003/0129780) in view of Applicant Admission of the Prior Art (AAPA).

Regarding claims 20, Auberton-Herve teaches a method of manufacturing of a multilayer semiconductor structure and a multilayer semiconductor structure comprising a silicon substrate (Fig.5c, numeral 3), an active semiconductor layer (Fig.5c, numeral 10) and an insulating layer (Fig.5c, numeral 16) in between the silicon substrate and the active semiconductor layer, wherein the method comprises suppressing ohmic losses inside silicon substrate by increasing charge trap density between the insulating layer and the silicon substrate (page 3, [0044]). Auberton-Herve does not teach that the silicon substrate has a resistivity higher than 3K. Ω .cm. However, AAPA discloses the use of high-resistivity substrates with resistivity higher than 3K. Ω .cm (Spec., page 2, lines 15-22). Thus, it would have been obvious to one of ordinary skill in the art at time the invention was made to modify Auberton-Herve reference by combining with AAPA to have the silicon substrate with a resistivity higher than 3K. Ω .cm for the purpose of

Art Unit: 2891

reducing losses and coupling in high-frequency applications (Spec., page 2, lines 16-22).

Regarding claim 32, Auberton-Herve teaches a multilayer structure comprising a silicon substrate (Fig.5c, numeral 3), an active semiconductor layer (Fig.5c, numeral 10) and an insulating layer (Fig.5c, numeral 16) in between the silicon substrate and the active semiconductor layer, wherein the multilayer structure comprises an intermediate layer (Fig.5a, numerals, 5, 6) in between the high resistivity silicon substrate and the insulating layer, the intermediate layer comprising grains having a size, wherein the mean size of the grains of the intermediate layer is smaller than 150 nm (implicit in page 5, [0084], [0085], note: thickness of the polycrystalline layer in Fig.1 50 nm (page 5, [0088]) ; since the thickness of the layer is 50 nm, that the grain size could not be larger than 50nm), preferably smaller than 50 nm.

Auberton-Herve does not teach that the silicon substrate has a resistivity higher than $3K\Omega\cdot\text{cm}$. However, AAPA discloses the use high-resistivity substrates with resistivity higher than $3K\cdot\Omega\cdot\text{cm}$ (Spec., page 2, lines 15-22).

Thus, it would have been obvious to one of ordinary skill in the art at time the invention was made to modify Auberton-Herve reference by combining with AAPA to have the silicon substrate with a resistivity higher than $3K\Omega\cdot\text{cm}$ for the purpose of reducing losses and coupling in high-frequency applications (Spec., page 2, lines 16-22).

Regarding claim 21, in the combination above Auberton-Herve teaches increasing charge trap density comprises applying an intermediate layer (Fig.5a,

Art Unit: 2891

numerals, 5, 6) in between the silicon substrate and the insulating layer, the intermediate layer comprising grains having a size, wherein the mean size of the grains of the intermediate layer is smaller than 150 nm, preferably smaller than 50 nm (implicit in page 5, [0084], [0085], note: thickness of the polycrystalline layer in Fig.1, 50 nm (page 5, [0088])).

Regarding claims 22 and 33, the combination Auberton-Herve and AAPA does not teach that the intermediate layer has a charge trap density of at least $10^{11}/\text{cm}^2/\text{eV}$, preferably at least $10^{11.2}/\text{cm}^2/\text{eV}$.

However, it would have been obvious to one of ordinary skill in the art at the time the invention was made to adjust the charge trap density to at least $10^{11}/\text{cm}^2/\text{eV}$ for the purpose of increasing efficiency of the gettering layer.

Regarding claims 23 and 35, in the combination above, Auberton-Herve teaches applying an intermediate layer comprises applying any of an undoped or lightly doped silicon layer, an undoped polysilicon layer in between the silicon substrate and the insulating layer (page 5, [0084], [0085]).

Regarding claims 24 and 36, in the combination above, Auberton-Herve teaches that the intermediate layer having an RMS roughness, wherein the RMS roughness of the intermediate layer has an average value smaller than or equal to 0.5 nm (it has been disclosed that the intermediate layer (Fig.5, numerals 5,6 consist of a polycrystalline material (numeral 5) covered with amorphous silicon (numeral 6) to obtain a surface with very low roughness (page 6, [0115], page 7, [0123], [0127])).

Art Unit: 2891

Regarding claims 27, in the combination above, Auberton-Herve teaches bonding (Fig.5 a to b) an intermediate layer-covered high resistivity silicon substrate (Fig.5, numeral 3) to an insulator-passivated semiconductor substrate (Fig.5, numeral 12).

Regarding claim 28, in the combination above Auberton-Herve teaches oxidation of a surface of the intermediate layer prior to bonding the high resistivity silicon substrate to the insulator-passivated semiconductor substrate (page 5, [0074], polishing).

Regarding claim 29, in the combination above, Auberton-Herve teaches providing an intermediate layer (Fig.5, numeral 5,6) on an insulator-passivated semiconductor substrate (Fig.5, numeral 3), and bonding this to a high-resistivity silicon substrate (Fig.5, numeral 12).

Regarding claim 30, in the combination above, Auberton -Herger teaches that the intermediate layer has a layer thickness of at least 100 nm (page 5, [0092]).

Regarding claim 31, the combination of AAPA and Auberton-Herve does not teach that the density of charge traps remains higher than or equal to $10^{11}/\text{cm}^2/\text{eV}$ after a standard CMOS process is performed on the structure.

However it would have been obvious to one of ordinary skill in the art at time the invention was made to have density of charge traps remains higher than or equal to $10^{11}/\text{cm}^2/\text{eV}$ after a standard CMOS process is performed on the structure for the purpose of preserving integrity of CMOS.

Regarding claim 37, in the combination above, Auberton-Herve teaches that the active semiconductor layer is made from at least of Si (page 6, [0109]).

Regarding claim 38, in the combination above, Auberton-Herve teaches that the insulating layer is formed of at least one of an oxide (page 6, [0112]).

6. Claim 25 and 26 are rejected under 35 U.S.C. 103(a) as being unpatentable over Auberton-Herve in view of Applicant Admission of the Prior Art (AAPA) as applied to claim 24 above, and further in view of Inoue (EP 104452 A1).

Regarding claim 25, Auberton-Herve in view of AAPA teaches all limitations of claim 24 for reasons above. Auberton-Herve in view of AAPA does not teaches that applying a polysilicon layer comprises depositing amorphous silicon on the silicon substrate and crystallizing the amorphous silicon so as to form the polysilicon layer. Inoue teaches that applying a polysilicon layer comprises depositing amorphous silicon on the silicon substrate and crystallizing the amorphous silicon so as to form the polysilicon layer (column 13, [0085], [0087]).

Thus, it would have been obvious to one of ordinary skill in the art at time the invention was made to modify Auberton-Herve in view of AAPA and to apply a polysilicon layer by depositing amorphous silicon on the silicon substrate and crystallizing the amorphous silicon so as to form the polysilicon layer s taught by Inoue for the purpose of decreasing of damage during ion implantation (Inoue, column 20[0088]).

Art Unit: 2891

Regarding claim 26, in the combination above, Inoue teaches that crystallizing comprises any of thermal annealing or rapid thermal annealing (RTA) or laser crystallization (column 19, [0085]).

Response to Arguments

7. Applicant's arguments regarding rejection of claim 31 have been fully considered but they are not persuasive. Claim 31 is rejected as being indefinite for the reasons states in the present Office Action. The applicant arguments that this claim should not be rejected by providing the word search with on the term "standard CMOS" is not persuasive since it is not relevant to the present application.

8. Applicant's arguments regarding rejections of claim 32 have been fully considered but they are not persuasive. Applicant argues that Auberton-Herve does not disclose that the mean size of the grains of the intermediate layer is smaller than 150 nm. Examiner would like to point out that since Auberton-Herve discloses that the thickness of the layer is 50 nm, the grain size could not be larger than 50 nm, and therefore this reference anticipates this limitation.

9. Applicant's arguments with respect to claim 20 have been considered but are moot in view of the new grounds of rejection.

Conclusion

10. Any inquiry concerning this communication or earlier communications from the examiner should be directed to JULIA SLUTSKER whose telephone number is (571)270-3849. The examiner can normally be reached on Monday-Friday, 8 a.m.-5 p.m. EST.

Art Unit: 2891

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Sue Purvis can be reached on (571)-272-1236. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.

11. Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see <http://pair-direct.uspto.gov>. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free). If you would like assistance from a USPTO Customer Service Representative or access to the automated information system, call 800-786-9199 (IN USA OR CANADA) or 571-272-1000.

JS
November 5, 2008

/Asok K. Sarkar/
Primary Examiner, Art Unit 2891
November 6, 2008